











01 Block Diagram	35 6795 RGB LED
02 Cover Sheet	36 EZ Debug LED
03 FM4 DDR4 I/F	37 RTC Circuit / Moat Cap
04 AM4 PCIE/SATAE	38 ATX/Front Panel
05 AM4 Display/Audio	39 RT9553 CURRENT SENSE
06 AM4 SVI/ACPI/GPIO	40 ACPI uPI-5VDIMM&3VSB
07 AM4 LPC/8PI/USB/CLK/STRAP	41 PWR Sequence
08 AM4 Power/RTC Power/09 AM4 GND	42 CPU Power IR35201 6+2 Phase
10,11 DDR4-DIMM CH-A/B	43 CPU PWR-CORE-IR3555-PH1~6
12,13 DDR4-POWER/GND	44 CPU Power NB Phase 1-2
14 Promontory-PCIE/SATA/SATAE	45 CPU Power NB Switch/NCT3933
15 Promontory-USB/OC	46 CPU Power 1P8V-MP2147
16 Promontory-CLK/ACPI/GPIO	47 DDR Power-RT8231AGQW
17 Promontory-Power / 18 Promontory-GND	48 CPU Power VDDP-NB685
19 LAN-RLT 8111H	49 DDR PWR VPR25/VT-TP-MP2143
20 Audio ALC887-1	50 PM-NB671 1.0V VGS7133-2.5V
21 Audio ALC887-2	51 BOM Option
22 USB Rear PS2+USB2.0	52 Power Delivery
23 USB Rear LAN+USB3.1 GEN1	53 Power Sequence
24 USB Front Side	54 GPIO MAP
25 USB 3.1 Gen2 redriver	55 History
26 USB 3.1 GEN2 TYPE A*2	
27 PCIE X16 SLOT	
28 HDMI Connector	
29 DP Connector	
30 SATA Connector	
31 M2_1	
32 M2_2(WIFI & BT)	
33 SIO NCT6795	
34 CPU/SYS FAN Control TYPE K	



	PCIE	SATA
TYPE 0	2	2
TYPE 2/3	2 or 4	2 or 0


Only supported on AMD Family 17h/Models 00h-0Fh

Not supported on AMD Family 15h Models 60h-6Fh




Not supported on AMD Family 17h/Models 00h-0Fh


K14 PIN: 有HDMI SPEC的話需pull-up ENBLE功能




Strapping Options



	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator (Default)	SPI ROM (Default)
PULL LOW	LPC device Boot Fail Timer Disabled (Default)	Configured for External clock generator ????	LPC ROM (Default)



	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode



	RTCCLK
PULL HIGH	RTC Coin Battery is on board (Default)
PULL LOW	RTC Coin Battery is not on board

MSI MICRO-START INTL CO.,LTD.

File: AM4 LPC/SPI/USB/CLK/STRAP



Size: Custom

Document Number: MS-7A40


Date: Monday, July 13, 2020

Sheet: 7 of 55


Rev: 21




VDDIO_AUDIO Circuit





TOP SIDE





BOTTOM SIDE





TOP CAVITY




POWER









AMD Confidential—Advance Information

AMD 300-Series Chipsets, "Promontory" Sub-Family
Data Sheet

55553 Rev. 1.08 September 2016

Appendix C Port Mapping for Different Bus Models


BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SS Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7



MICRO-START INT'L CO.,LTD.

Promontory-PCIE/SATA/SATAE			
Size	Document Number	Rev	
Custom	MS-7A40	21	
Date:	Monday, July 13, 2020	Sheet	14 of 55




USB3.1	USB2.0	USB_OC
USB_SSP_TX/RXP/N[0]	USB_HSDP/N[5]	USB_OC0N
USB_SSP_TX/RXP/N[1]	USB_HSDP/N[0]	USB_OC1N
USB3.0		
USB_SS_TX/RXP/N[0]	USB_HSDP/N[10]	USB_OC2N
USB_SS_TX/RXP/N[1]	USB_HSDP/N[11]	USB_OC3N
USB_SS_TX/RXP/N[2]	USB_HSDP/N[6]	USB_OC4N
USB_SS_TX/RXP/N[3]	USB_HSDP/N[7]	USB_OC5N
USB_SS_TX/RXP/N[4]	USB_HSDP/N[8]	USB_OC6N
USB_SS_TX/RXP/N[5]	USB_HSDP/N[9]	USB_OC7N
	USB_HSDP/N[11]	USB_OC7N
	USB_HSDP/N[2]	USB_OC7N
	USB_HSDP/N[3]	USB_OC7N
	USB_HSDP/N[4]	USB_OC7N
	USB_HSDP/N[12]	USB_OC7N
	USB_HSDP/N[13]	USB_OC7N

AMD AMD Confidential—Advance Information
AMD 300-Series Chipsets, "Promontory" Sub-Family 55553 Rev. 1.08 September 2016
Data Sheet

Appendix C Port Mapping for Different Bus Models


BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7




BOM OPTION

VCC3	R522	X 10K/4	GPIO2	R523	10K/4
	R524	X 10K/4	GPIO3	R525	10K/4
	R526	X 10K/4	GPIO4	R527	10K/4
GPIO	0	2	0	3	0
OPT.A	0	0	0	0	0
PRO AC	0	0	0	0	0
2500	0	0	0	0	1
3000	0	0	0	0	1
OPT.B	0	0	0	0	1
3000	0	0	0	0	1
OPT.C	0	0	0	0	1
3000	0	0	0	0	1
OPT.D	0	0	0	0	1
3000	0	0	0	0	1
OPT.E	0	0	0	0	1
3000	0	0	0	0	1
OPT.F	0	0	0	0	1
3000	0	0	0	0	1
OPT.G	0	0	0	0	1
3000	0	0	0	0	1
OPT.H	0	0	0	0	1
3000	0	0	0	0	1
OPT.I	0	0	0	0	1
3000	0	0	0	0	1
OPT.J	0	0	0	0	1
3000	0	0	0	0	1
OPT.K	0	0	0	0	1
3000	0	0	0	0	1
OPT.L	0	0	0	0	1
3000	0	0	0	0	1
OPT.M	0	0	0	0	1
3000	0	0	0	0	1
OPT.N	0	0	0	0	1
3000	0	0	0	0	1
OPT.O	0	0	0	0	1
3000	0	0	0	0	1
OPT.P	0	0	0	0	1
3000	0	0	0	0	1
OPT.Q	0	0	0	0	1
3000	0	0	0	0	1
OPT.R	0	0	0	0	1
3000	0	0	0	0	1
OPT.S	0	0	0	0	1
3000	0	0	0	0	1
OPT.T	0	0	0	0	1
3000	0	0	0	0	1
OPT.U	0	0	0	0	1
3000	0	0	0	0	1
OPT.V	0	0	0	0	1
3000	0	0	0	0	1
OPT.W	0	0	0	0	1
3000	0	0	0	0	1
OPT.X	0	0	0	0	1
3000	0	0	0	0	1
OPT.Y	0	0	0	0	1
3000	0	0	0	0	1
OPT.Z	0	0	0	0	1
3000	0	0	0	0	1

**MSI**
MICRO-START INTL CO.,LTD.

Promontory-CLK/ACPIUGPIO

Size	Document Number	Rev
Custom	MS-7A40	21
Date:	Monday, July 13, 2020	Sheet 16 of 55




20180511
VCC25 0.1u change to 1u *12 pcs ,
follow AMD check list revision 1.06.



3.3V@177.57mA


RL9 X 1K/4 LAN_WAKE#

pull-up R if R existence on motherboard
has internal pull-up R).




811H POWER Consumption		
	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15

Type B:
ALC892/887




Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)




Digital

Analog




PS2+USB

TVS P/N:
DOG-45B0510-I14



layout note:
C21 must close to TVS pin5
TVS must near KB_MSI connector and route without branch
Varistor must close to TVS and route without branch



USB Power






TO:NCT6793 GP25

H:SUPPORT S0/S3/S5
L:SUPPORT S0/S3





5VSDRV2, 5VSBDRV2 width 12mil,
Do NOT route near the edge of a board.












2017/3/16
R92 is changed from 10Kohm to 300Kohm by MOS maybe turn on



USB3.1 GEN1




	CORETYPE(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0





PCI EXPRESS x16 Slot

PCIEX1 12V 0.5A
3.3V weak 375mA

3.3V 3.0A
12V 0.5A




SLOT-PCI164P_BLACK-2PITCH-RH-51
SLOT_PCIEXP164_13 is not N11-1641811-L06 footprint,
because 7A40 change after MP, but ME check PASS.




SMBus separate circuit

SMB_SEL
GPIO Default High


6 SCLK_PCIE
6 SDATA_PCIE




For HDMI 1.4



DP CONNECTOR




SATA Connector





M.2 Connector


3.3V@2.5A




3.3V@2.5A




Footprint: H_R240D173_BR189_PT









M.2 Switch




HW Default
M.2 Insert



SW:
H:M.2 PCIe
L:M.2 SATA




10uF+0.1uF+0.01uF decoupling capacitor in support of 3.3 V3V pins 2 and 4.
10uF+0.1uF+0.01uF decoupling capacitor in support of 3.3 V3V pins 70 and 72.



POWER ON STRAPPING PIN FOR NCT6793/6795


PIN 6793/6795 NAME		Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESPI_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMODE2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST

Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE



2.GPIO可以由BIOS切换 PWM/DC MODE



Resever For FIX DC or PWM MODE USE By PM SPEC




Resever For FIX DC or PWM MODE USE By PM SPEC




---- 手冊 註明接頭支援標準 5050 RGB or 單色 LED 共陽燈條 (12V+/G/R/B) or (12V+/-/S/-) , 燈條總輸出電流限制為3安培 (12 伏特) , 長度限制為2公尺

This connector allows you to connect the RGB LED strip.




- This connector supports 5050 RGB multi-color LED strips (12V/G/R/B) with the maximum power rating of 3A (12V). Note that the length of the strip shall be no longer than 2 meters, or the LED brightness would become weak.
- Always turn off the power supply and unplug the power cord from the power outlet before installing or removing the RGB LED strip.
- Please use the **LED Effect** of GAMING APP to adjust, calibrate and control the LED light, refer to the Software section for details.

Color	SIO_LED_R	SIO_LED_G	SIO_LED_B
RED	1	0	0
GREEN	0	1	0
BLUE	0	0	1
WHITE	1	1	1





2016.08.31 StufF




close to JLED2




```
iGPU GPU_LED1 OFF
dGPU GPU_LED1 Always ON
```



EZ Debug LED



LED GPIO	GPIO97	GPIO98	GPIO99	GPIO100
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)





RT9553B CURRENT SENSE


VCORE EDC MAC 125A

NB EDC MAX75A

RT9553 PIN5: When start OV/HV, RESET delay time can meet SPEC 15us.



CPU POWER CONNECTOR




D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.5	> output Vcore
D = 0.125	
Io = Icore(max)*0.8	
Icore(max) = 125	> Vcore current
Iavg = 100	A
Iripple={ Io*√D*√(1-D)} / Phase	
Phase = 6	phase
Iripple = 5.511982	A
How many pcs. Of Cap.	
Iripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 2	pcs.

CORE:
 $D = V_{out}/V_{in}$
 $= 1.5/12$
 $= 0.125$
 $N = 6$
 $I_{rms} = I_{out} * [D/N - (D)^2]^{(1/2)}$
 $= 125 * (0.02083 - 0.015625)^{(1/2)}$
 $= 9.0182A$

D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.2	> output Vcore
D = 0.1	
Io = Icore(max)*0.8	
Icore(max) = 75	> Vcore current
Iavg = 60	A
Iripple={ Io*√D*√(1-D)} / Phase	
Phase = 2	phase
Iripple = 9	A
How many pcs. Of Cap.	
Iripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 2	pcs.


NB:
 $D = V_{out}/V_{in}$
 $= 1.2/12$
 $= 0.1$
 $N = 2$
 $I_{rms} = I_{out} * [D/N - (D)^2]^{(1/2)}$
 $= 75 * (0.05 - 0.01)^{(1/2)}$
 $= 15A$

5VDIMM FOR DDR



Only for MSI/ASUS Use


VRM_Enable circuit



CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	X	0	0
SR	2	1	1
RV/ZP	3	1	0

CPU VDDP NOT SUPPORT TYPE2


ALL POWER GOOD MUX




When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state.
If you're buffer use 3.3V_S0 and you need Pull-down 100K
If you're buffer use 3.3V_S5 and you don't need PD.

S0 PG

S5 PG



BOOT VOLTAGE		Pre_PWROK Metal VID
SVC	SVD	
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




Vcore: ICC Max 125A
LL: 1.3 mohm
OCP: 225A

SOC: ICC Max 75A
LL: 2.1 mohm
OCP: 90A

Phase 1 close to CPU power pin.

MSI




		VR5	VR58	VR20	VR58	VR57	VR59	VR60
Default	Temp	6.4K	10K	100p	X	0R	X	0R
	VAUXSEN	5.76K	1K	0.01u	0R	X	0R	X

MICRO-START INTL CO.,LTD.

File: **CPU Power IR35201 6+2 Phase**




Size	Document Number	Rev
Custom	MS-7A40	21
Date:	Monday, July 13, 2020	Sheet 42 of 55



VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A

VCCP_NB OCP:100A

0.00625V~1.55V





FOR
VCCP_SOC_S5
0.9A

TYPE0 Only

S5_MUX_CTRL
HIGH:S0
LOW: S3/S5


H: +VDDCR_FCH ALW will track VDDCR_NB
L: If VDDCR_SOC<0.775V (OR 0.85V) VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB

(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0




Over Voltage Control IC

0x26:RH=18K,RL=13K



0x2A:RH=OPEN,RL=10K



UPP VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x22	0x20
RH (KOhm)	OPEN	3.9	3	1.3	10
RL (KOhm)	10	1.3	2.3	3	0.1
BUS_SEL	0%	25%	40%	60%	100%

DDR4 1.2V
 $15.5A + 4.75A + 0.6A = 20.85A$

15.5A FOR CPU
 4.75A FOR 2DIMM
 0.6A FOR DDR VTT


$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$
 VCCDDR:
 $D = V_{out}/V_{in} = 1.2/5 = 0.24$
 N=Phase number=1
 $= 20.85A * \sqrt{0.24 - 0.0576}$
 $= 5.21A$

VID	Reference Voltage (V)
H	0.675 for 1.232V
L	0.75 for 1.369V

2V


$I_{max}: 20.85A$

OCP:24A




1.05V/0.9
S0:8.5A


I9C-685GQ0C-M03



VDDP_S5
1.05V/0.9
S5:1A



2DIMM :1.12A FOR DDR VPP2.5V




FOR Promontory 1.05V_S0

1.05V
S0:5.5A
S5:0.05A


IMAX 10A
ILIMIT=10A~12A
IOC=ILIMIT+40%*IMAX/2=12A~14A.

0.7776uH<L<1.1664uH




FOR Promontory 1.05V_S5

0.05A



Promontory-2.5V

2.5V; 900mA









HEAT SINK

MOS HS(VCORE)


CPU Socket

Simulation

MANUAL PART



MOS HS(NB)



Optics Orientation Holes

